Now you can DIY a RISC-V SoC with SiFive's "hassle-free" process | Linux Today
High Performance
SHARE
Facebook X Pinterest WhatsApp

Now you can DIY a RISC-V SoC with SiFive’s “hassle-free” process

Written By
RL
Rick Lehrbaum
May 9, 2017

SiFive announced free downloads and tools for rapid evaluation of its “fully synthesizable” RISC-V based Coreplex E31 and E51 cores on a $99 FPGA dev board.
RL

Rick Lehrbaum

Linux Today Logo

LinuxToday is a trusted, contributor-driven news resource supporting all types of Linux users. Our thriving international community engages with us through social media and frequent content contributions aimed at solving problems ranging from personal computing to enterprise-level IT operations. LinuxToday serves as a home for a community that struggles to find comparable information elsewhere on the web.

facebook
linkedin
x

Company

Contact us

Categories

News IT Management Infrastructure Developer Security High Performance Storage Blog

Property of TechnologyAdvice. © 2026 TechnologyAdvice. All Rights Reserved

Advertiser Disclosure: Some of the products that appear on this site are from companies from which TechnologyAdvice receives compensation. This compensation may impact how and where products appear on this site including, for example, the order in which they appear. TechnologyAdvice does not include all companies or all types of products available in the marketplace.

Terms of Service Privacy Policy California - Do Not Sell My Information